Design Store


Looking for more design examples? Find them here.
              
    


 NameCategoryDevelopment KitFamilyQuartus Prime VersionVendor
  Power Management Controller  Design ExampleMAX 10 FPGA Development KitMAX 1015.1.0 Intel
  Power Management Controller  Design ExampleMAX 10 FPGA Development KitMAX 1015.0.0 Intel
  PWM  Design ExampleMAX 10 FPGA Development KitMAX 1015.0.1 Intel
  PWM  Design ExampleMAX 10 FPGA Development KitMAX 1014.1.1 Intel
    Remote System Upgrade (RSU) Lab  TutorialMAX 10 FPGA Development KitMAX 1016.0.0 Intel
    Remote System Upgrade (RSU) Lab - Max 10 Development Kit Version  TutorialMAX 10 FPGA Development KitMAX 1015.0.0 Intel
    Remote System Upgrade (RSU) Lab - Max 10 Development Kit Version  TutorialMAX 10 FPGA Development KitMAX 1015.1.0 Intel
  SPI Slave to Avalon Master Bridge for MAX10 Dev Kit  Design ExampleMAX 10 FPGA Development KitMAX 1016.0.0 Intel
  SPI Slave to Avalon Master Bridge for MAX10 Dev Kit  Design ExampleMAX 10 FPGA Development KitMAX 1015.0.0 Intel
  SPI Slave to Avalon Master Bridge for MAX10 Dev Kit  Design ExampleMAX 10 FPGA Development KitMAX 1015.1.0 Intel
  Stepper Motor Controller (AN488) - Development Kit  Design ExampleMAX 10 FPGA Development KitMAX 1016.0.0 Intel
  Stepper Motor Controller (AN488) - Development Kit  Design ExampleMAX 10 FPGA Development KitMAX 1014.1.0 Intel
  Stepper Motor Controller (AN488) - Development Kit  Design ExampleMAX 10 FPGA Development KitMAX 1015.0.0 Intel
  Stepper Motor Controller (AN488) - Development Kit  Design ExampleMAX 10 FPGA Development KitMAX 1015.1.0 Intel
  Utilizing the User Flash Memory (UFM) on Max 10 Devices with a Nios II Processor  Design ExampleMAX 10 FPGA Development KitMAX 1015.1.0 Intel
  Utilizing the User Flash Memory (UFM) on Max 10 Devices with a Nios II Processor  Design ExampleMAX 10 FPGA Development KitMAX 1015.0.0 Intel
  Utilizing the User Flash Memory (UFM) with a Nios II Processor  Design ExampleMAX 10 FPGA Development KitMAX 1016.0.0 Intel
  Utilizing the User Flash Memory (UFM) with a Nios II Processor  Design ExampleMAX 10 FPGA Development KitMAX 1017.0.0 StandardIntel
  Utilizing the User Flash Memory (UFM) with a Nios II Processor  Design ExampleMAX 10 FPGA Development KitMAX 1017.1std.1 StandardIntel