Design Store


Looking for more design examples? Find them here.
              
    


 NameCategoryDevelopment KitFamilyQuartus Prime VersionVendor
  Arria 10 Low Latency Ethernet 10G MAC and XAUI PHY Reference Design   Design ExampleArria 10 GX FPGA Development KitArria 1016.1.0 Intel
  Arria 10 Low Latency Ethernet 10G MAC and XAUI PHY Reference Design  Design ExampleArria 10 GX FPGA Development KitArria 1015.1.0 Intel
  Arria 10 Low Latency Ethernet 10G MAC and XAUI PHY Reference Design  Design ExampleArria 10 GX FPGA Development KitArria 1016.0.0 Intel
  Arria 10 NBASE-T Ethernet Interoperability Hardware Demonstration with Aquantia PHY  Design ExampleArria 10 GX Transceiver Signal Integrity Development KitArria 1017.0.0 StandardIntel
  Arria 10 Nios II Simple Socket Server Design Example  Design ExampleArria 10 SoC Development KitArria 1017.1.0 ProIntel
  Arria 10 Scalable 10G Ethernet MAC+Native PHY with IEEE1588v2 Design  Design ExampleArria 10 GX Transceiver Signal Integrity Development KitArria 1016.0.2 Intel
  Arria 10 Scalable 10G Ethernet MAC+Native PHY with IEEE1588v2 Design  Design ExampleArria 10 GX Transceiver Signal Integrity Development KitArria 1016.1.0 Intel
  Arria 10 Single-Port Triple-Speed Ethernet and On-Board PHY Chip Design   Design ExampleArria 10 GX FPGA Development KitArria 1015.0.0 Intel
  Arria 10 SOC Scalable Multispeed 10M-10G Ethernet Design  Design ExampleArria 10 SoC Development KitArria 1016.1.0 Intel
  Arria 10 SOC Scalable Multispeed 10M-10G Ethernet Design  Design ExampleArria 10 SoC Development KitArria 1016.0.0 Intel
  Arria 10 Triple-Speed Ethernet and Native PHY design example   Design ExampleArria 10 GX Transceiver Signal Integrity Development KitArria 1016.1.0 Intel
  Arria 10 Triple-Speed Ethernet with IEEE 1588v2 and Native PHY design example  Design ExampleArria 10 GX Transceiver Signal Integrity Development KitArria 1016.1.0 Intel
  Board Update Portal based on Nios II Processor with EPCQ  Design ExampleCyclone V E FPGA Development Kit Cyclone V16.0.0 Intel
  Board Update Portal based on Nios II Processor with EPCQ  Design ExampleCyclone V E FPGA Development Kit Cyclone V15.1.0 Intel
  Board Update Portal utilizing EPCQ Flash Memory Reference Design  Design ExampleArria 10 GX FPGA Development KitArria 1016.1.0 Intel
  Board Update Portal: Nios II, Flash,DDR3, Triple-Speed Ethernet, UART  Design ExampleMAX 10 FPGA Development KitMAX 1015.1.0 Intel
  Board Update Portal: Nios II, Flash,DDR3, Triple-Speed Ethernet, UART  Design ExampleMAX 10 FPGA Development KitMAX 1015.0.0 Intel
  Board Update Portal: Nios II, Flash,DDR3, Triple-Speed Ethernet, UART  Design ExampleMAX 10 FPGA Development KitMAX 1016.0.0 Intel
  Ethernet 40GBASE-KR4 Design Example on Stratix V GX Board  Design ExampleStratix V GX Transceiver Signal Integrity Development KitStratix V15.1.0 Intel
  Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design for Agilex™ Devices  Design ExampleAgilex F-Series Transceiver-SoC Development KitAgilex20.2.0 ProIntel