Intel® Stratix® 10 FPGA – RapidIO II Reference Design for Avalon®-ST Pass-Through Interface Design Example

Intel® Stratix® 10 FPGA – RapidIO II Reference Design for Avalon®-ST Pass-Through Interface Design Example

714974
1/20/2021

Introduction

The RapidIO II reference design for the Avalon® streaming ( Avalon-ST) pass-through interface demonstrates the use of the Avalon-ST pass-through interface to implement NWRITE transactions using the RapidIO II IP core.

Design Details

Device Family

Intel® Stratix® 10 FPGAs and SoC FPGAs

Quartus Edition

Intel® Quartus® Prime Pro Edition

Quartus Version

17.1

IP Cores (34)
IP Core IP Core Category
Top level generated instrumentation fabric Debug & Performance
Altera SignalTap II Agent Debug and Performance
JTAG Debug Link (internal module) ConfigurationProgramming
Avalon-ST Bytes to Packets Converter QsysInterconnect
Avalon-ST Single Clock FIFO QsysInterconnect
Avalon-ST Timing Adapter QsysInterconnect
Avalon-ST JTAG Interface QsysInterconnect
Avalon-ST Packets to Bytes Converter QsysInterconnect
Avalon MM Debug Fabric QsysInterconnect
MM Interconnect QsysInterconnect
Avalon-ST Adapter QsysInterconnect
Avalon-ST Error Adapter QsysInterconnect
Avalon-MM Slave Agent QsysInterconnect
Avalon-MM Slave Translator QsysInterconnect
Memory-Mapped Demultiplexer QsysInterconnect
Memory-Mapped Multiplexer QsysInterconnect
Memory-Mapped Router QsysInterconnect
Avalon-MM Master Agent QsysInterconnect
Memory-Mapped Traffic Limiter QsysInterconnect
Avalon-MM Master Translator QsysInterconnect
Trace ROM QsysInterconnect
Avalon Packets to Transaction Converter QsysInterconnect
Avalon ST Debug Fabric QsysInterconnect
Avalon-ST Demultiplexer QsysInterconnect
Avalon-ST Channel Adapter QsysInterconnect
Altera Management Reset Block Other
Reset Controller QsysInterconnect
Avalon-ST Multiplexer QsysInterconnect
altera_jtag_avalon_master QsysInterconnect
Avalon-MM Pipeline Bridge QsysInterconnect
Avalon-MM Clock Crossing Bridge QsysInterconnect
RapidIO II (IDLE2 up to 6.25 Gbaud) RapidIO
Stratix 10 Transceiver Native PHY Transceiver PHY
Stratix 10 Transceiver PHY Reset Controller Transceiver PHY

Detailed Description

Prepare the design template in the Quartus Prime software GUI (version 14.1 and later)


Note: After downloading the design example, you must prepare the design template. The file you downloaded is of the form of a <project>.par file which contains a compressed version of your design files (similar to a .qar file) and metadata describing the project. The combination of this information is what constitutes a <project>.par file. In releases 16.0 or newer, you can simply double click on the <project>.par file and Quartus will launch that project.


The second means to bring up the project template is through the New Project Wizard (File -> New Project Wizard). After entering the project name and folder on the first panel, the second panel will ask you to specify an empty project or project template. Select project template. You will see a list of Design Templates projects that you have loaded prior as well as various "Baseline Pinout Designs" that contain the pinout and settings for a variety of development kits. If you don't see your design template in the list, click on the link that states install the Design Templates circled below:



Browse to the <project>.par file you downloaded, click next, followed by Finish, and your design template will be installed and displayed in the Project Navigator pane in Quartus.


Note: When a design is stored in the Design Store as a design template, it has been previously regression tested against the stated version of Quartus software. The regression ensures the design template passes analysis/synthesis/fitting/assembly steps in the Quartus design flow.



Prepare the design template in the Quartus Prime software command-line


At the command-line, type the following command:

quartus_sh --platform_install -package <project directory>/<project>.par


Once the process completes, then type:

quartus_sh --platform -name <project>


Design Details

Device Family

Intel® Stratix® 10 FPGAs and SoC FPGAs

Quartus Edition

Intel® Quartus® Prime Pro Edition

Quartus Version

17.1