|Name||1G/2.5G Ethernet Design Example for Intel Stratix 10 Devices|
|Description||This design example demonstrates 1G/2.5G Ethernet IP solution for Stratix 10® device family using Intel® Low Latency Ethernet 10G MAC (1G/2.5G mode) and Intel® 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP cores on Stratix 10 GX Signal Integrity Development Board with small form factor pluggable plus (SFP+).|
|Development Kit||Stratix 10 Transceiver Signal Integrity Development Kit|
Download (The download link will expire on Feb. 22, 2020, 3:22 a.m., please refresh the page to get a new link.)
Note: After downloading the design example, you must prepare the design template. The file you downloaded is of the form of a <project>.par file which contains a compressed version of your design files (similar to a .qar file) and metadata describing the project. The combination of this information is what constitutes a <project>.par file. In releases 16.0 or newer, you can simply double click on the <project>.par file and Quartus will launch that project.
Browse to the <project>.par file you downloaded, click next, followed by Finish, and your design template will be installed and displayed in the Project Navigator pane in Quartus.
Note: When a design is stored in the Design Store as a design template, it has been previously regression tested against the stated version of Quartus software. The regression ensures the design template passes analysis/synthesis/fitting/assembly steps in the Quartus design flow.
At the command-line, type the following command:
Once the process completes, then type:
|Total Downloads||72 (From 12 Dec 2017 to 06 Dec 2019)|
|Quartus Prime Version||Download Quartus Prime v17.1|
|Quartus Prime Edition||Pro|
Last updated on June 22, 2018, 1:57 a.m.