Design Store


Debugging with System Console over TCP/IP (SCTCP) Design Example  


CategoryDesign Example \ Outside Design Store
NameDebugging with System Console over TCP/IP (SCTCP) Design Example
DescriptionThis design example consists of both hardware and software. The hardware section consists of the Nios II Ethernet Standard Hardware Design Example that has an on-chip memory SOPC Builder component added for the Nios II Embedded Evaluation Kit (NEEK) version. The SCTCP software, on the other hand, supports the debug of your custom SOPC Builder component with the Altera® System Console over a TCP/IP communication channel. The AN 624: Debugging with System Console over TCP/IP (PDF) application note describes the SCTCP software.

The SCTCP software reads System Console commands from a TCP/IP socket and converts them from their original Avalon® Streaming (Avalon‑ST) packet protocol format to the appropriate Avalon Memory‑Mapped (Avalon‑MM) commands. From there, the software can pass those commands to any Avalon‑MM slave component in the SOPC Builder system. The software then converts the Avalon‑MM responses to the Avalon‑ST packet protocol format before passing them back through the TCP/IP communication channel.
Operating SystemBareMetal
IP Core
IP CoreHeading
Version1.0
FamilyCyclone III
DeviceEP3C120
Documentation
DocumentDescription
Documentation-
Development KitCyclone III FPGA Development Kit
Quartus Prime VersionDownload Quartus Prime v12.0
Quartus Prime EditionStandard
VendorIntel


Last updated on Feb. 16, 2016, 10:32 p.m.